

#5B  
6/7/02  
amr

PATENT

Docket No.: 57454-257



**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of

Fukashi MORISHITA

Serial No.: 09/987,566

Group Art Unit: 2816

Filed: November 15, 2001

Examiner: Terry D. Cunningham

For: INTERNAL POWER SUPPLY VOLTAGE GENERATION CIRCUIT THAT  
CAN SUPPRESS REDUCTION IN INTERNAL POWER SUPPLY VOLTAGE IN  
NEIGHBORHOOD OF LOWER LIMIT REGION OF EXTERNAL POWER  
SUPPLY VOLTAGE

AMENDMENT

Commissioner for Patents  
Washington, DC 20231

Sir:

RECEIVED  
JUN - 5 2002  
TC 2800 MAIL ROOM

In response to the Office Action dated March 7, 2002, please amend this  
application as follows:

IN THE CLAIMS:

Claim 19 now reads as follows:

19. (Amended) Level detection circuitry for detecting a difference between a  
first voltage and a second voltage, comprising:

a first insulated gate transistor receiving the first voltage at a gate thereof and  
having a first conduction node, and a second conduction node for outputting a difference  
signal;

Sub  
C1  
B